This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

| In re Patent Application of: RAYNOR | I HEREBY CERTIFY THIS PAPER OR FEE IS BEING DEPOSITED WITH THE U.S. POSTAL SERVICE "EXPRESS MAIL POST OFFICE TO ADDRESSEE" SERVICE UNDER 37 CFR 1.10 ON THE DATE INDICATED BELOW AND IS ADDRESSED TO: MS |
|-------------------------------------|--|
| Serial No. Not yet assigned |) PATENT APPLICATION, PO BOX 1450, ALEXANDRIA, VA 22313-1450. |
| Filing Date: Herewith |) EXPRESS MAIL NO: <u>EV330385665US</u> |
| |) DATE OF DEPOSIT: February 25, 2004 |
| For: IMAGE SENSING STRUCTURE |) NAME: <u>Justin Goree</u> |
| | SIGNATURE: JUSTIC JON |

TRANSMITTAL OF CERTIFIED PRIORITY DOCUMENT

MS PATENT APPLICATION
COMMISSIONER FOR PATENTS
P.O. BOX 1450
ALEXANDRIA, VA 22313-1450

Sir:

Transmitted herewith is a certified copy of the priority European Application No.03251149.5.

Respectfully submitted,

MICHAEL W. TAYLOR

Reg. No. 43,182

Allen, Dyer, Doppelt, Milbrath

& Gilchrist, P.A.

255 S. Orange Avenue, Suite 1401

Post Office Box 3791 Orlando, Florida 32802

Telephone: 407/841-2330

Fax: 407/841-2343

Attorney for Applicant



Anmeldung Nr:

Application no.:

03251149.5

Demande no:

Anmeldetag:

Date of filing: 26.02.03

Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

STMicroelectronics Limited Planar House, Parkway, Globe Park Marlow, Buckinghamshire SL7 1YL GRANDE BRETAGNE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description. Si aucun titre n'est indiqué se referer à la description.)

Image sensing structure

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s) revendiquée(s) Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/ Classification internationale des brevets:

H01L31/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT SE SI SK TR LI

2 3 The present invention relates to an image sensing structure, and in particular but not exclusively to 4 5 an image sensing structure comprising a photodiode that provides highly accurate matching between 6 7 pixels. 8 Due to tolerances in the manufacturing process of 9 10 photodiodes used in solid state imaging devices, there is usually a mismatch in sensitivity between 11 12 In the case of a camera that takes pictures 13 to be viewed by humans, the tolerances can be relatively low while creating an image of acceptable 14 accuracy. A mismatch of around five percent is 15 acceptable. However, for other applications such as 16 cameras used for machine vision or optical mice, the 17 allowable mismatch is much less, typically around 18 19 one percent. 20 21 The classical way of ameliorating such a mismatch is 22 to remove it at a system level using calibration and

Image Sensing Structure

compensation techniques. However, calibration requires special setup and also storage of the 2 compensation coefficients, while compensation 3 requires real-time processing, costing silicon and 4 consuming power. Hence, both these techniques are 5 complex to perform and are expensive. 6 7 As the areas of technology requiring an ameliorated 8 mismatch are areas which are commercially expanding, 9 . there is a need for a photodiode structure that 10 provides improved matching between pixels. 11 12 According to the present invention there is provided 13 a photodiode as claimed in the attached claims. 14 15 The present invention shall now be described, by way 16 of example only, with reference to the accompanying 17 drawings, in which: 18 19 Fig. 1 shows a first prior art image sensing 20 21 structure; 22 Fig. 2 shows a second prior art image sensing 23 24 structure; 25 Fig. 3 shows an image sensing structure in 26 accordance with a first embodiment of the present 27 invention; 28 29 Fig. 4 shows an image sensing structure in 30 accordance with a second embodiment of the present 31

invention; and

1 Fig. 5 shows an image sensing structure in 2 3 accordance with a third embodiment of the present invention. 4 5 In transistor fabrication, multiple transistors of 6 similar conductivity types are commonly located in a 7 8 single well. In normal use, the well is reverse biased with respect to the transistor and the 9 10 substrate and there is virtually no current flowing into or out of the well and transistor. 11 The transistors therefore do not interact, and so the 12 13 electrical properties of the well are usually ignored. 14 15 16 However, the situation with photodetectors is very 17 Incident light creates a current that 18 flows into and/or out of the well, and the well's 19 capacitance often determines the photodetector's 20 sensitivity. Thus, the electrical properties of the 21 well are very important to the operation of the 22 detector. 23 24 In a CMOS image sensing structure, the voltage out is governed by the equation: 25 26 27 Voltage out = (number of photons x quantum efficiency x time x electronic charge) / capacitance 28 29 of the sense node). 30 31 As the light collection (number of photons), 32 conversion (quantum efficiency) and collection

process is largely the same for all pixels, the variation in the capacitance of the sense node is 2 the main cause of variations in sensitivity. 3 4 These variations are due to manufacturing 5 tolerances, and are fixed for a particular sensor, 6 giving the name "Fixed Pattern Noise" (FPN). As the 7 variation is fixed and not random, it is more 8 accurately called Photo Response Non-Uniformity 9 (PRNU). 10 11 Fig. 1 shows a common form of CMOS image sensing 12 structure. An epitaxial layer 10 is formed on a P 13 A photodiode comprising an N-well substrate 12. 14 collection node 14 with surrounding P-wells 16 is 15 formed in the epitaxial layer 10. The collection 16 node 14 has a conductor 18 attached which carries a 17 signal to a transistor 20, which is part of readout 18 electronics. 19 20 The photodiode illustrated in Fig. 1 is a relatively 21 small photodiode, having a width of less than ten 22 Typically, such a photodiode will have 23 micrometers. a width of between four and six micrometers. 24 also illustrated in Fig. 1, the epitaxial layer 10 25 has a depth of between four and five $\mu\text{m}\text{,}$ and both 26 the N-well and P-wells have a depth of three µm, as 27 measured from the upper surface of the epitaxial 28 layer 10. 29 30 Light 22 impinging on the semiconductor produces 31 There is an electron field electron/hole pairs. 32

5

1 around the sense node 14 to attract the electrons This electron field is a combination of 2 there. 3 doping and applied voltage. The position at which electrons e1-e4 are liberated from silicon atoms is 4 5 a statistical process but is wavelength dependent. 6 For visible light (typical wavelengths from 450nm to 7 650nm) impinging on silicon, the greatest production 8 of electrons occurs at depths from 1 µm to 5µm. 9 collect as many electrons as possible, a p-n 10 junction should be provided such that that distance the electrons have to diffuse to the junction is 11 12 minimised. Thus, a p-n junction at around half this 13 depth is optimal. Therefore, N-Well is usually used 14 to form the p-n junction as it occurs at around this 15 depth. 16 A problem with this technique is that well 17 implantation is not a critical parameter for CMOS 18 19 transistors and hence is not particularly well 20 controlled. The width of the collection node 14, 21 shown by X in Fig. 1, varies from part to part and pixel to pixel, by a typical variation dx. 22 23 value of dX for the photodiode of Fig. 1 is typically ±300 nm. 24 This variation in the width of 25 the collection node 14 causes variation in the capacitance of the photodiode, leading to the 26 27 abovementioned problem of mismatch between pixels. 28 29 Fig. 2 shows a modification that can be made to the 30 structure of Fig. 1. Here, an N+ implant is used as the collection node. 31 N+ is used to construct a

transistor 26, and its implantation is very well

controlled. The part to part and pixel to pixel .1 variation, represented by dX2, in the photodiode of 2 Fig. 2, typically has a value of ±100 nm. 3 -Although this gives a photodiode with a more 5 repeatable capacitance, its shallower depth means 6 that its quantum efficiency is lower. For example, 7 in Fig. 1, photo-generated electrons e1-e3 are most 8 likely to be attracted to the well and be collected. 9 In contrast, in Fig. 2, only e2 will be sensed, with 10 el and e3 being lost into the well for the readout 11 circuitry. 12 13 Fig. 3 shows a first embodiment of the present 14 invention, which provides a deep yet accurate 15 implant. 16 17 Advanced CMOS technologies use a technique called 18 Shallow Trench Isolation (STI) to control accurately 19 the width of (active) N+ or P+ areas. Photo-resist 20 is patterned outside the active areas. Anisotropic 21 etching is used to etch a deep (typically 2µm) 22 This provides a well defined edge for the trench. 23 implants. After implant, polysilicon is deposited 24 inside the trenches. 25 26 The present invention provides STI 30 around the 27 collection node 28 in order to provide better 28 control of the width, X, of the collection node 28. 29 As seen in Fig. 3, the N-well collection node 28 and 30 the surrounding P-wells 16 have a depth of 3 μm 31

below the upper surface of the epitaxial layer 10, 1 and the STI has a depth of 2 µm. 2 3 In a method of manufacture of the photodiode, the 4 STI is formed prior to implantation of the N-well, 5 thus providing a definite border for the p-n 6 junction to increase control of collection node 28 7 width X, with a typical value for dX3 being ±50 nm. 8 9 This technique combines the advantage of a deep N-10 11 well for better quantum efficiency with better control of implantation and hence capacitance. As 12 13 dX3 << dX1 we get much better matching than N-Well 14 implant photodiodes. 15 Ideally, the STI would be as deep, or deeper as the 16 N-Well, as the p-n junction below the STI is a 17 diffuse barrier. However, STI is usually formed at 18 a depth of 2µm, as this is all that is required for 19 In this situation, two thirds of the transistors. 20 21 diode's capacitance is controlled accurately, which 22 represents an improvement over prior art. 23 In addition, it is more economical to remain within 24 the standard process flow, rather than producing a 25 new technology which having such an implant. 26 27 28 Fig. 4 illustrates a second embodiment of the present invention, which is applicable for 29 relatively large photodiodes, having widths equal to 30 or greater than ten micrometers. Typically, large 31 photodiodes will have widths between forty and sixty 32

Charles of the control of the contro

An N-well collection node 32 is bounded by STI To increase sensitivity, the P-well 16 that is 2 shown in Figs. 1-3 is replaced by P-Epi. This means 3 that all the electrons e1-e4 will most likely be 4 collected by the collection node 32. 5 6 The structure of Fig. 4 provides a good solution for 7 photodiodes, but design rule manuals prohibit this 8 implementation for transistor design. Fig. 5 shows 9 . a photodiode according to a third embodiment of the 10 The critical n-p junction is at present invention. 11 the N-Well/STI interface and is well controlled. 12 However, the STI 34 of Fig. 4 is extended, so that 13 the STI 38 of Fig. 5 extends over most of the pixel, 14 suppressing P+ and hence avoiding DRC issues. 15 16 This structure obtains good matching, but at the 17 expense in a slight (5%) drop in quantum efficiency. 18 19 Variations and modifications can be made to the 20 above without departing from the scope of the 21 present invention. In particular, it will be 22 apparent that the conductivity types of the various 23 materials discussed could be reversed, for example, 24 a P-well could be formed in an N-substrate rather 25 than having an N-well formed in a P-substrate. 26 27

1 CLAIMS

2

- An image sensing structure comprising a
- 4 photodiode having a first well of a first
- 5 conductivity type suitable to act as a collection
- 6 node, and which is formed in a layer of a second
- 7 conductivity type, wherein at least an upper portion
- 8 of the first well is bound on at least part of its.
- 9 horizontally circumscribed perimeter by an
- 10 insulating trench.

11

- 12 2. The image sensing structure of claim 1, wherein
- 13 at least an upper portion of the first well is bound
- on the entirety of its horizontally circumscribed
- 15 perimeter by an insulating trench.

16

- 17 3. The image sensing structure of claim 1 or claim
- 18 2, wherein the trench is a shallow trench isolation
- 19 (STI).

20

- 21 4. The image sensing structure of any preceding
- 22 claim, wherein the first well comprises an N-well.

23

- 24 5. The image sensing structure of any preceding
- 25 claim, wherein the layer of the second conductivity
- 26 type comprises a P-well.

27

- 28 6. The image sensing structure of any of claims 1-
- 29 4, wherein the layer comprises a P-epitaxial layer.

The image sensing structure of any of claims 1-4, wherein the trench covers a large portion of the upper surface of the photodiode. The image sensing structure of claim 6 or claim 8. 7, wherein an n-p junction is formed at the 6 interface between the trench and the first well. 7 8 99. The image sensing structure of any preceding claim, wherein the photodiode has a width of less 10 than ten micrometers. 11 12 The image sensing structure of any of claims 1-13 8, wherein the photodiode has a width equal to or 14

less than ten micrometers.

(Fig. 3) 4 A CMOS image sensing structure comprising a 5 6 photodiode is provided, in which an epitaxial layer 7 (10) is formed on a P substrate (12). photodiode comprises an N-well collection node (14, 8 26, 28, 32) formed in an epitaxial layer 10. STI 9 (30, 34, 38) is provided around the collection node 10 (14, 26, 28, 32) in order to provide better control 11 of the width, X, of the collection node (14, 26, 28, 12 The collection node (14, 26, 28, 32) can be 13 surrounded by P-wells (16) or by epitaxial material 14 It can also be surrounded by epitaxial 15 16 material (10) with the STI (30, 34) being outwardly 17 extended (38) to ensure compliance with existing

18

design rules.





